


VKSU

8. Timer as Monostable  
multivibrator

Circuit of fig (2) is to be triggered externally for monostable mode of operation. we note that :



fig(2) 555 timer.


- 1) When no trigger input is applied, capacitor  $C_T$  is held in the discharged state. In this case output is low.
- 2) When trigger input is applied and as the trigger voltage passes through  $V_{CC}/3$  (threshold level of comparator -2), comparator -2 changes its output state so that flip-flop is set, i.e.  $\bar{Q} = 0$  and transistor B<sub>1</sub> becomes OFF. Therefore timing cycle begins, i.e. capacitor  $C_T$  charges up exponentially through  $R_T$  towards  $V_{CC}$  with time constant  $R_T C_T$  according to

$$V_C = V_{CC} (1 - e^{-\frac{t}{R_T C_T}}). \quad \text{--- (1)}$$

VKSU

where  $V_c$  is the voltage across the capacitor at any time  $t$ .

3). When this voltage  $V_c$ , reaches  $2V_{cc}/3$  (threshold level of Comparator -1), as it is connected to Threshold terminal, Comparator -1 changes its output state so that flip-flop is reset.



555 timer used as a one shot multivibrator

Fig-(3)

Note  $V_c = 2 \frac{V_{cc}}{3} = 2 \times \frac{5}{3} = 3.3 \text{ V}$

i.e.  $Q = 1$ . This makes the transistor  $B_1$  ON and the capacitor discharges rapidly to ground; the timing cycle is completed.

## VKSU

once the circuit is triggered, it is insensitive to further triggering pulses until the timing cycle is completed.

- 4) From point ② & ③ we note that time period of the timing cycle is the time required for the capacitor to charge from zero to  $2 V_{cc}/3$ . This period can be obtained on putting  $V_c = 2 V_{cc}/3$  at  $t = T$  in eqn ①. i.e.
- $$2 V_{cc}/3 = V_{cc} (1 - e^{-T/R_T C_T})$$

$$\approx T = R_T C_T \log_e \frac{V_{cc}}{V_{cc} - \frac{2}{3} V_{cc}} \simeq 1.1 R_T C_T \quad \rightarrow ②$$

Thus pulse width is determined by external resistance and capacitance.

### (B) Timer used as Astable Multivibrator:-

External connections for astable operation are shown in fig(4). In this operation circuit does not require any external trigger signal; therefore, trigger terminal is connected to threshold terminal so that at all times  $V_C$  is applied to both these inputs. Further, two series resistors  $R_A$  &  $R_B$


# VKSU



are also used, whose common junction is connected to discharge terminal. Its operation is as follows :

## Operation :

During charging up period transistor  $Q_1$  is held open by the flip-flop and capacitor charges through series connected resistors  $R_A$  and  $R_B$ . When voltage across capacitor reaches  $2V_{cc}/3$  (reference



fig(4) 555 timer: External connection for astable operation

level of Comparator-1) Comparator-1 changes its output state and it changes the state of flip-flop so that transistor  $Q_1$  is now ON. The capacitor then discharges through  $R_B$  until its voltage drops to  $V_{cc}/3$  (reference level of Comparator-2). This Comparator Then changes the state of flip-flop again which, in turn, makes the transistor  $Q_1$  OFF and thus the cycle repeats itself.

VKSU

Charging Period :- As is clear from above description, charging of the capacitor (through  $R_A$  and  $R_B$ ) starts from  $V_{cc}/3$  (and not from zero as for case of monostable operation) and continues up to  $2V_{cc}/3$ . Therefore eqn (2) for this case becomes :

Charging Period :

$$T_1 = C(R_A + R_B) \log_e \frac{V_{cc} - V_{cc}/3}{V_{cc} - 2V_{cc}/3}$$
$$= C(R_A + R_B) \log_e^2 =$$
$$= 0.7(R_A + R_B)C$$

Discharge Period :

capacitor discharges

(through  $R_B$  only) from  $2V_{cc}/3$  towards zero volt. This discharge is terminated at  $V_{cc}/3$  at which ComPARATOR - 2 changes state. Hence discharge period is determined by the equation

$$T_2 = CR_B \log_e \frac{0 - 2V_{cc}/3}{0 - V_{cc}/3} = 0.7R_B C$$

Total Period :  $T = T_1 + T_2 = 0.7(R_A + 2R_B)C$ .  
Charging and discharging intervals differ by  $0.7R_A C$ .